You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

742 lines
33KB

  1. /*
  2. * VC-1 and WMV3 - DSP functions MMX-optimized
  3. * Copyright (c) 2007 Christophe GISQUET <christophe.gisquet@free.fr>
  4. *
  5. * Permission is hereby granted, free of charge, to any person
  6. * obtaining a copy of this software and associated documentation
  7. * files (the "Software"), to deal in the Software without
  8. * restriction, including without limitation the rights to use,
  9. * copy, modify, merge, publish, distribute, sublicense, and/or sell
  10. * copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following
  12. * conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be
  15. * included in all copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  18. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  19. * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  20. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  21. * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  22. * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  23. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  24. * OTHER DEALINGS IN THE SOFTWARE.
  25. */
  26. #include "libavutil/cpu.h"
  27. #include "libavutil/internal.h"
  28. #include "libavutil/mem.h"
  29. #include "libavutil/x86/asm.h"
  30. #include "libavutil/x86/cpu.h"
  31. #include "libavcodec/dsputil.h"
  32. #include "dsputil_mmx.h"
  33. #include "libavcodec/vc1dsp.h"
  34. #include "vc1dsp.h"
  35. #if HAVE_INLINE_ASM
  36. #define OP_PUT(S,D)
  37. #define OP_AVG(S,D) "pavgb " #S ", " #D " \n\t"
  38. /** Add rounder from mm7 to mm3 and pack result at destination */
  39. #define NORMALIZE_MMX(SHIFT) \
  40. "paddw %%mm7, %%mm3 \n\t" /* +bias-r */ \
  41. "paddw %%mm7, %%mm4 \n\t" /* +bias-r */ \
  42. "psraw "SHIFT", %%mm3 \n\t" \
  43. "psraw "SHIFT", %%mm4 \n\t"
  44. #define TRANSFER_DO_PACK(OP) \
  45. "packuswb %%mm4, %%mm3 \n\t" \
  46. OP((%2), %%mm3) \
  47. "movq %%mm3, (%2) \n\t"
  48. #define TRANSFER_DONT_PACK(OP) \
  49. OP(0(%2), %%mm3) \
  50. OP(8(%2), %%mm4) \
  51. "movq %%mm3, 0(%2) \n\t" \
  52. "movq %%mm4, 8(%2) \n\t"
  53. /** @see MSPEL_FILTER13_CORE for use as UNPACK macro */
  54. #define DO_UNPACK(reg) "punpcklbw %%mm0, " reg "\n\t"
  55. #define DONT_UNPACK(reg)
  56. /** Compute the rounder 32-r or 8-r and unpacks it to mm7 */
  57. #define LOAD_ROUNDER_MMX(ROUND) \
  58. "movd "ROUND", %%mm7 \n\t" \
  59. "punpcklwd %%mm7, %%mm7 \n\t" \
  60. "punpckldq %%mm7, %%mm7 \n\t"
  61. #define SHIFT2_LINE(OFF, R0,R1,R2,R3) \
  62. "paddw %%mm"#R2", %%mm"#R1" \n\t" \
  63. "movd (%0,%3), %%mm"#R0" \n\t" \
  64. "pmullw %%mm6, %%mm"#R1" \n\t" \
  65. "punpcklbw %%mm0, %%mm"#R0" \n\t" \
  66. "movd (%0,%2), %%mm"#R3" \n\t" \
  67. "psubw %%mm"#R0", %%mm"#R1" \n\t" \
  68. "punpcklbw %%mm0, %%mm"#R3" \n\t" \
  69. "paddw %%mm7, %%mm"#R1" \n\t" \
  70. "psubw %%mm"#R3", %%mm"#R1" \n\t" \
  71. "psraw %4, %%mm"#R1" \n\t" \
  72. "movq %%mm"#R1", "#OFF"(%1) \n\t" \
  73. "add %2, %0 \n\t"
  74. /** Sacrifying mm6 allows to pipeline loads from src */
  75. static void vc1_put_ver_16b_shift2_mmx(int16_t *dst,
  76. const uint8_t *src, x86_reg stride,
  77. int rnd, int64_t shift)
  78. {
  79. __asm__ volatile(
  80. "mov $3, %%"REG_c" \n\t"
  81. LOAD_ROUNDER_MMX("%5")
  82. "movq "MANGLE(ff_pw_9)", %%mm6 \n\t"
  83. "1: \n\t"
  84. "movd (%0), %%mm2 \n\t"
  85. "add %2, %0 \n\t"
  86. "movd (%0), %%mm3 \n\t"
  87. "punpcklbw %%mm0, %%mm2 \n\t"
  88. "punpcklbw %%mm0, %%mm3 \n\t"
  89. SHIFT2_LINE( 0, 1, 2, 3, 4)
  90. SHIFT2_LINE( 24, 2, 3, 4, 1)
  91. SHIFT2_LINE( 48, 3, 4, 1, 2)
  92. SHIFT2_LINE( 72, 4, 1, 2, 3)
  93. SHIFT2_LINE( 96, 1, 2, 3, 4)
  94. SHIFT2_LINE(120, 2, 3, 4, 1)
  95. SHIFT2_LINE(144, 3, 4, 1, 2)
  96. SHIFT2_LINE(168, 4, 1, 2, 3)
  97. "sub %6, %0 \n\t"
  98. "add $8, %1 \n\t"
  99. "dec %%"REG_c" \n\t"
  100. "jnz 1b \n\t"
  101. : "+r"(src), "+r"(dst)
  102. : "r"(stride), "r"(-2*stride),
  103. "m"(shift), "m"(rnd), "r"(9*stride-4)
  104. : "%"REG_c, "memory"
  105. );
  106. }
  107. /**
  108. * Data is already unpacked, so some operations can directly be made from
  109. * memory.
  110. */
  111. #define VC1_HOR_16b_SHIFT2(OP, OPNAME)\
  112. static void OPNAME ## vc1_hor_16b_shift2_mmx(uint8_t *dst, x86_reg stride,\
  113. const int16_t *src, int rnd)\
  114. {\
  115. int h = 8;\
  116. \
  117. src -= 1;\
  118. rnd -= (-1+9+9-1)*1024; /* Add -1024 bias */\
  119. __asm__ volatile(\
  120. LOAD_ROUNDER_MMX("%4")\
  121. "movq "MANGLE(ff_pw_128)", %%mm6\n\t"\
  122. "movq "MANGLE(ff_pw_9)", %%mm5 \n\t"\
  123. "1: \n\t"\
  124. "movq 2*0+0(%1), %%mm1 \n\t"\
  125. "movq 2*0+8(%1), %%mm2 \n\t"\
  126. "movq 2*1+0(%1), %%mm3 \n\t"\
  127. "movq 2*1+8(%1), %%mm4 \n\t"\
  128. "paddw 2*3+0(%1), %%mm1 \n\t"\
  129. "paddw 2*3+8(%1), %%mm2 \n\t"\
  130. "paddw 2*2+0(%1), %%mm3 \n\t"\
  131. "paddw 2*2+8(%1), %%mm4 \n\t"\
  132. "pmullw %%mm5, %%mm3 \n\t"\
  133. "pmullw %%mm5, %%mm4 \n\t"\
  134. "psubw %%mm1, %%mm3 \n\t"\
  135. "psubw %%mm2, %%mm4 \n\t"\
  136. NORMALIZE_MMX("$7")\
  137. /* Remove bias */\
  138. "paddw %%mm6, %%mm3 \n\t"\
  139. "paddw %%mm6, %%mm4 \n\t"\
  140. TRANSFER_DO_PACK(OP)\
  141. "add $24, %1 \n\t"\
  142. "add %3, %2 \n\t"\
  143. "decl %0 \n\t"\
  144. "jnz 1b \n\t"\
  145. : "+r"(h), "+r" (src), "+r" (dst)\
  146. : "r"(stride), "m"(rnd)\
  147. : "memory"\
  148. );\
  149. }
  150. VC1_HOR_16b_SHIFT2(OP_PUT, put_)
  151. VC1_HOR_16b_SHIFT2(OP_AVG, avg_)
  152. /**
  153. * Purely vertical or horizontal 1/2 shift interpolation.
  154. * Sacrify mm6 for *9 factor.
  155. */
  156. #define VC1_SHIFT2(OP, OPNAME)\
  157. static void OPNAME ## vc1_shift2_mmx(uint8_t *dst, const uint8_t *src,\
  158. x86_reg stride, int rnd, x86_reg offset)\
  159. {\
  160. rnd = 8-rnd;\
  161. __asm__ volatile(\
  162. "mov $8, %%"REG_c" \n\t"\
  163. LOAD_ROUNDER_MMX("%5")\
  164. "movq "MANGLE(ff_pw_9)", %%mm6\n\t"\
  165. "1: \n\t"\
  166. "movd 0(%0 ), %%mm3 \n\t"\
  167. "movd 4(%0 ), %%mm4 \n\t"\
  168. "movd 0(%0,%2), %%mm1 \n\t"\
  169. "movd 4(%0,%2), %%mm2 \n\t"\
  170. "add %2, %0 \n\t"\
  171. "punpcklbw %%mm0, %%mm3 \n\t"\
  172. "punpcklbw %%mm0, %%mm4 \n\t"\
  173. "punpcklbw %%mm0, %%mm1 \n\t"\
  174. "punpcklbw %%mm0, %%mm2 \n\t"\
  175. "paddw %%mm1, %%mm3 \n\t"\
  176. "paddw %%mm2, %%mm4 \n\t"\
  177. "movd 0(%0,%3), %%mm1 \n\t"\
  178. "movd 4(%0,%3), %%mm2 \n\t"\
  179. "pmullw %%mm6, %%mm3 \n\t" /* 0,9,9,0*/\
  180. "pmullw %%mm6, %%mm4 \n\t" /* 0,9,9,0*/\
  181. "punpcklbw %%mm0, %%mm1 \n\t"\
  182. "punpcklbw %%mm0, %%mm2 \n\t"\
  183. "psubw %%mm1, %%mm3 \n\t" /*-1,9,9,0*/\
  184. "psubw %%mm2, %%mm4 \n\t" /*-1,9,9,0*/\
  185. "movd 0(%0,%2), %%mm1 \n\t"\
  186. "movd 4(%0,%2), %%mm2 \n\t"\
  187. "punpcklbw %%mm0, %%mm1 \n\t"\
  188. "punpcklbw %%mm0, %%mm2 \n\t"\
  189. "psubw %%mm1, %%mm3 \n\t" /*-1,9,9,-1*/\
  190. "psubw %%mm2, %%mm4 \n\t" /*-1,9,9,-1*/\
  191. NORMALIZE_MMX("$4")\
  192. "packuswb %%mm4, %%mm3 \n\t"\
  193. OP((%1), %%mm3)\
  194. "movq %%mm3, (%1) \n\t"\
  195. "add %6, %0 \n\t"\
  196. "add %4, %1 \n\t"\
  197. "dec %%"REG_c" \n\t"\
  198. "jnz 1b \n\t"\
  199. : "+r"(src), "+r"(dst)\
  200. : "r"(offset), "r"(-2*offset), "g"(stride), "m"(rnd),\
  201. "g"(stride-offset)\
  202. : "%"REG_c, "memory"\
  203. );\
  204. }
  205. VC1_SHIFT2(OP_PUT, put_)
  206. VC1_SHIFT2(OP_AVG, avg_)
  207. /**
  208. * Core of the 1/4 and 3/4 shift bicubic interpolation.
  209. *
  210. * @param UNPACK Macro unpacking arguments from 8 to 16bits (can be empty).
  211. * @param MOVQ "movd 1" or "movq 2", if data read is already unpacked.
  212. * @param A1 Address of 1st tap (beware of unpacked/packed).
  213. * @param A2 Address of 2nd tap
  214. * @param A3 Address of 3rd tap
  215. * @param A4 Address of 4th tap
  216. */
  217. #define MSPEL_FILTER13_CORE(UNPACK, MOVQ, A1, A2, A3, A4) \
  218. MOVQ "*0+"A1", %%mm1 \n\t" \
  219. MOVQ "*4+"A1", %%mm2 \n\t" \
  220. UNPACK("%%mm1") \
  221. UNPACK("%%mm2") \
  222. "pmullw "MANGLE(ff_pw_3)", %%mm1\n\t" \
  223. "pmullw "MANGLE(ff_pw_3)", %%mm2\n\t" \
  224. MOVQ "*0+"A2", %%mm3 \n\t" \
  225. MOVQ "*4+"A2", %%mm4 \n\t" \
  226. UNPACK("%%mm3") \
  227. UNPACK("%%mm4") \
  228. "pmullw %%mm6, %%mm3 \n\t" /* *18 */ \
  229. "pmullw %%mm6, %%mm4 \n\t" /* *18 */ \
  230. "psubw %%mm1, %%mm3 \n\t" /* 18,-3 */ \
  231. "psubw %%mm2, %%mm4 \n\t" /* 18,-3 */ \
  232. MOVQ "*0+"A4", %%mm1 \n\t" \
  233. MOVQ "*4+"A4", %%mm2 \n\t" \
  234. UNPACK("%%mm1") \
  235. UNPACK("%%mm2") \
  236. "psllw $2, %%mm1 \n\t" /* 4* */ \
  237. "psllw $2, %%mm2 \n\t" /* 4* */ \
  238. "psubw %%mm1, %%mm3 \n\t" /* -4,18,-3 */ \
  239. "psubw %%mm2, %%mm4 \n\t" /* -4,18,-3 */ \
  240. MOVQ "*0+"A3", %%mm1 \n\t" \
  241. MOVQ "*4+"A3", %%mm2 \n\t" \
  242. UNPACK("%%mm1") \
  243. UNPACK("%%mm2") \
  244. "pmullw %%mm5, %%mm1 \n\t" /* *53 */ \
  245. "pmullw %%mm5, %%mm2 \n\t" /* *53 */ \
  246. "paddw %%mm1, %%mm3 \n\t" /* 4,53,18,-3 */ \
  247. "paddw %%mm2, %%mm4 \n\t" /* 4,53,18,-3 */
  248. /**
  249. * Macro to build the vertical 16bits version of vc1_put_shift[13].
  250. * Here, offset=src_stride. Parameters passed A1 to A4 must use
  251. * %3 (src_stride) and %4 (3*src_stride).
  252. *
  253. * @param NAME Either 1 or 3
  254. * @see MSPEL_FILTER13_CORE for information on A1->A4
  255. */
  256. #define MSPEL_FILTER13_VER_16B(NAME, A1, A2, A3, A4) \
  257. static void \
  258. vc1_put_ver_16b_ ## NAME ## _mmx(int16_t *dst, const uint8_t *src, \
  259. x86_reg src_stride, \
  260. int rnd, int64_t shift) \
  261. { \
  262. int h = 8; \
  263. src -= src_stride; \
  264. __asm__ volatile( \
  265. LOAD_ROUNDER_MMX("%5") \
  266. "movq "MANGLE(ff_pw_53)", %%mm5\n\t" \
  267. "movq "MANGLE(ff_pw_18)", %%mm6\n\t" \
  268. ".p2align 3 \n\t" \
  269. "1: \n\t" \
  270. MSPEL_FILTER13_CORE(DO_UNPACK, "movd 1", A1, A2, A3, A4) \
  271. NORMALIZE_MMX("%6") \
  272. TRANSFER_DONT_PACK(OP_PUT) \
  273. /* Last 3 (in fact 4) bytes on the line */ \
  274. "movd 8+"A1", %%mm1 \n\t" \
  275. DO_UNPACK("%%mm1") \
  276. "movq %%mm1, %%mm3 \n\t" \
  277. "paddw %%mm1, %%mm1 \n\t" \
  278. "paddw %%mm3, %%mm1 \n\t" /* 3* */ \
  279. "movd 8+"A2", %%mm3 \n\t" \
  280. DO_UNPACK("%%mm3") \
  281. "pmullw %%mm6, %%mm3 \n\t" /* *18 */ \
  282. "psubw %%mm1, %%mm3 \n\t" /*18,-3 */ \
  283. "movd 8+"A3", %%mm1 \n\t" \
  284. DO_UNPACK("%%mm1") \
  285. "pmullw %%mm5, %%mm1 \n\t" /* *53 */ \
  286. "paddw %%mm1, %%mm3 \n\t" /*53,18,-3 */ \
  287. "movd 8+"A4", %%mm1 \n\t" \
  288. DO_UNPACK("%%mm1") \
  289. "psllw $2, %%mm1 \n\t" /* 4* */ \
  290. "psubw %%mm1, %%mm3 \n\t" \
  291. "paddw %%mm7, %%mm3 \n\t" \
  292. "psraw %6, %%mm3 \n\t" \
  293. "movq %%mm3, 16(%2) \n\t" \
  294. "add %3, %1 \n\t" \
  295. "add $24, %2 \n\t" \
  296. "decl %0 \n\t" \
  297. "jnz 1b \n\t" \
  298. : "+r"(h), "+r" (src), "+r" (dst) \
  299. : "r"(src_stride), "r"(3*src_stride), \
  300. "m"(rnd), "m"(shift) \
  301. : "memory" \
  302. ); \
  303. }
  304. /**
  305. * Macro to build the horizontal 16bits version of vc1_put_shift[13].
  306. * Here, offset=16bits, so parameters passed A1 to A4 should be simple.
  307. *
  308. * @param NAME Either 1 or 3
  309. * @see MSPEL_FILTER13_CORE for information on A1->A4
  310. */
  311. #define MSPEL_FILTER13_HOR_16B(NAME, A1, A2, A3, A4, OP, OPNAME) \
  312. static void \
  313. OPNAME ## vc1_hor_16b_ ## NAME ## _mmx(uint8_t *dst, x86_reg stride, \
  314. const int16_t *src, int rnd) \
  315. { \
  316. int h = 8; \
  317. src -= 1; \
  318. rnd -= (-4+58+13-3)*256; /* Add -256 bias */ \
  319. __asm__ volatile( \
  320. LOAD_ROUNDER_MMX("%4") \
  321. "movq "MANGLE(ff_pw_18)", %%mm6 \n\t" \
  322. "movq "MANGLE(ff_pw_53)", %%mm5 \n\t" \
  323. ".p2align 3 \n\t" \
  324. "1: \n\t" \
  325. MSPEL_FILTER13_CORE(DONT_UNPACK, "movq 2", A1, A2, A3, A4) \
  326. NORMALIZE_MMX("$7") \
  327. /* Remove bias */ \
  328. "paddw "MANGLE(ff_pw_128)", %%mm3 \n\t" \
  329. "paddw "MANGLE(ff_pw_128)", %%mm4 \n\t" \
  330. TRANSFER_DO_PACK(OP) \
  331. "add $24, %1 \n\t" \
  332. "add %3, %2 \n\t" \
  333. "decl %0 \n\t" \
  334. "jnz 1b \n\t" \
  335. : "+r"(h), "+r" (src), "+r" (dst) \
  336. : "r"(stride), "m"(rnd) \
  337. : "memory" \
  338. ); \
  339. }
  340. /**
  341. * Macro to build the 8bits, any direction, version of vc1_put_shift[13].
  342. * Here, offset=src_stride. Parameters passed A1 to A4 must use
  343. * %3 (offset) and %4 (3*offset).
  344. *
  345. * @param NAME Either 1 or 3
  346. * @see MSPEL_FILTER13_CORE for information on A1->A4
  347. */
  348. #define MSPEL_FILTER13_8B(NAME, A1, A2, A3, A4, OP, OPNAME) \
  349. static void \
  350. OPNAME ## vc1_## NAME ## _mmx(uint8_t *dst, const uint8_t *src, \
  351. x86_reg stride, int rnd, x86_reg offset) \
  352. { \
  353. int h = 8; \
  354. src -= offset; \
  355. rnd = 32-rnd; \
  356. __asm__ volatile ( \
  357. LOAD_ROUNDER_MMX("%6") \
  358. "movq "MANGLE(ff_pw_53)", %%mm5 \n\t" \
  359. "movq "MANGLE(ff_pw_18)", %%mm6 \n\t" \
  360. ".p2align 3 \n\t" \
  361. "1: \n\t" \
  362. MSPEL_FILTER13_CORE(DO_UNPACK, "movd 1", A1, A2, A3, A4) \
  363. NORMALIZE_MMX("$6") \
  364. TRANSFER_DO_PACK(OP) \
  365. "add %5, %1 \n\t" \
  366. "add %5, %2 \n\t" \
  367. "decl %0 \n\t" \
  368. "jnz 1b \n\t" \
  369. : "+r"(h), "+r" (src), "+r" (dst) \
  370. : "r"(offset), "r"(3*offset), "g"(stride), "m"(rnd) \
  371. : "memory" \
  372. ); \
  373. }
  374. /** 1/4 shift bicubic interpolation */
  375. MSPEL_FILTER13_8B (shift1, "0(%1,%4 )", "0(%1,%3,2)", "0(%1,%3 )", "0(%1 )", OP_PUT, put_)
  376. MSPEL_FILTER13_8B (shift1, "0(%1,%4 )", "0(%1,%3,2)", "0(%1,%3 )", "0(%1 )", OP_AVG, avg_)
  377. MSPEL_FILTER13_VER_16B(shift1, "0(%1,%4 )", "0(%1,%3,2)", "0(%1,%3 )", "0(%1 )")
  378. MSPEL_FILTER13_HOR_16B(shift1, "2*3(%1)", "2*2(%1)", "2*1(%1)", "2*0(%1)", OP_PUT, put_)
  379. MSPEL_FILTER13_HOR_16B(shift1, "2*3(%1)", "2*2(%1)", "2*1(%1)", "2*0(%1)", OP_AVG, avg_)
  380. /** 3/4 shift bicubic interpolation */
  381. MSPEL_FILTER13_8B (shift3, "0(%1 )", "0(%1,%3 )", "0(%1,%3,2)", "0(%1,%4 )", OP_PUT, put_)
  382. MSPEL_FILTER13_8B (shift3, "0(%1 )", "0(%1,%3 )", "0(%1,%3,2)", "0(%1,%4 )", OP_AVG, avg_)
  383. MSPEL_FILTER13_VER_16B(shift3, "0(%1 )", "0(%1,%3 )", "0(%1,%3,2)", "0(%1,%4 )")
  384. MSPEL_FILTER13_HOR_16B(shift3, "2*0(%1)", "2*1(%1)", "2*2(%1)", "2*3(%1)", OP_PUT, put_)
  385. MSPEL_FILTER13_HOR_16B(shift3, "2*0(%1)", "2*1(%1)", "2*2(%1)", "2*3(%1)", OP_AVG, avg_)
  386. typedef void (*vc1_mspel_mc_filter_ver_16bits)(int16_t *dst, const uint8_t *src, x86_reg src_stride, int rnd, int64_t shift);
  387. typedef void (*vc1_mspel_mc_filter_hor_16bits)(uint8_t *dst, x86_reg dst_stride, const int16_t *src, int rnd);
  388. typedef void (*vc1_mspel_mc_filter_8bits)(uint8_t *dst, const uint8_t *src, x86_reg stride, int rnd, x86_reg offset);
  389. /**
  390. * Interpolate fractional pel values by applying proper vertical then
  391. * horizontal filter.
  392. *
  393. * @param dst Destination buffer for interpolated pels.
  394. * @param src Source buffer.
  395. * @param stride Stride for both src and dst buffers.
  396. * @param hmode Horizontal filter (expressed in quarter pixels shift).
  397. * @param hmode Vertical filter.
  398. * @param rnd Rounding bias.
  399. */
  400. #define VC1_MSPEL_MC(OP)\
  401. static void OP ## vc1_mspel_mc(uint8_t *dst, const uint8_t *src, int stride,\
  402. int hmode, int vmode, int rnd)\
  403. {\
  404. static const vc1_mspel_mc_filter_ver_16bits vc1_put_shift_ver_16bits[] =\
  405. { NULL, vc1_put_ver_16b_shift1_mmx, vc1_put_ver_16b_shift2_mmx, vc1_put_ver_16b_shift3_mmx };\
  406. static const vc1_mspel_mc_filter_hor_16bits vc1_put_shift_hor_16bits[] =\
  407. { NULL, OP ## vc1_hor_16b_shift1_mmx, OP ## vc1_hor_16b_shift2_mmx, OP ## vc1_hor_16b_shift3_mmx };\
  408. static const vc1_mspel_mc_filter_8bits vc1_put_shift_8bits[] =\
  409. { NULL, OP ## vc1_shift1_mmx, OP ## vc1_shift2_mmx, OP ## vc1_shift3_mmx };\
  410. \
  411. __asm__ volatile(\
  412. "pxor %%mm0, %%mm0 \n\t"\
  413. ::: "memory"\
  414. );\
  415. \
  416. if (vmode) { /* Vertical filter to apply */\
  417. if (hmode) { /* Horizontal filter to apply, output to tmp */\
  418. static const int shift_value[] = { 0, 5, 1, 5 };\
  419. int shift = (shift_value[hmode]+shift_value[vmode])>>1;\
  420. int r;\
  421. DECLARE_ALIGNED(16, int16_t, tmp)[12*8];\
  422. \
  423. r = (1<<(shift-1)) + rnd-1;\
  424. vc1_put_shift_ver_16bits[vmode](tmp, src-1, stride, r, shift);\
  425. \
  426. vc1_put_shift_hor_16bits[hmode](dst, stride, tmp+1, 64-rnd);\
  427. return;\
  428. }\
  429. else { /* No horizontal filter, output 8 lines to dst */\
  430. vc1_put_shift_8bits[vmode](dst, src, stride, 1-rnd, stride);\
  431. return;\
  432. }\
  433. }\
  434. \
  435. /* Horizontal mode with no vertical mode */\
  436. vc1_put_shift_8bits[hmode](dst, src, stride, rnd, 1);\
  437. }
  438. VC1_MSPEL_MC(put_)
  439. VC1_MSPEL_MC(avg_)
  440. /** Macro to ease bicubic filter interpolation functions declarations */
  441. #define DECLARE_FUNCTION(a, b) \
  442. static void put_vc1_mspel_mc ## a ## b ## _mmx(uint8_t *dst, const uint8_t *src, int stride, int rnd) { \
  443. put_vc1_mspel_mc(dst, src, stride, a, b, rnd); \
  444. }\
  445. static void avg_vc1_mspel_mc ## a ## b ## _mmx2(uint8_t *dst, const uint8_t *src, int stride, int rnd) { \
  446. avg_vc1_mspel_mc(dst, src, stride, a, b, rnd); \
  447. }
  448. DECLARE_FUNCTION(0, 1)
  449. DECLARE_FUNCTION(0, 2)
  450. DECLARE_FUNCTION(0, 3)
  451. DECLARE_FUNCTION(1, 0)
  452. DECLARE_FUNCTION(1, 1)
  453. DECLARE_FUNCTION(1, 2)
  454. DECLARE_FUNCTION(1, 3)
  455. DECLARE_FUNCTION(2, 0)
  456. DECLARE_FUNCTION(2, 1)
  457. DECLARE_FUNCTION(2, 2)
  458. DECLARE_FUNCTION(2, 3)
  459. DECLARE_FUNCTION(3, 0)
  460. DECLARE_FUNCTION(3, 1)
  461. DECLARE_FUNCTION(3, 2)
  462. DECLARE_FUNCTION(3, 3)
  463. static void vc1_inv_trans_4x4_dc_mmx2(uint8_t *dest, int linesize, DCTELEM *block)
  464. {
  465. int dc = block[0];
  466. dc = (17 * dc + 4) >> 3;
  467. dc = (17 * dc + 64) >> 7;
  468. __asm__ volatile(
  469. "movd %0, %%mm0 \n\t"
  470. "pshufw $0, %%mm0, %%mm0 \n\t"
  471. "pxor %%mm1, %%mm1 \n\t"
  472. "psubw %%mm0, %%mm1 \n\t"
  473. "packuswb %%mm0, %%mm0 \n\t"
  474. "packuswb %%mm1, %%mm1 \n\t"
  475. ::"r"(dc)
  476. );
  477. __asm__ volatile(
  478. "movd %0, %%mm2 \n\t"
  479. "movd %1, %%mm3 \n\t"
  480. "movd %2, %%mm4 \n\t"
  481. "movd %3, %%mm5 \n\t"
  482. "paddusb %%mm0, %%mm2 \n\t"
  483. "paddusb %%mm0, %%mm3 \n\t"
  484. "paddusb %%mm0, %%mm4 \n\t"
  485. "paddusb %%mm0, %%mm5 \n\t"
  486. "psubusb %%mm1, %%mm2 \n\t"
  487. "psubusb %%mm1, %%mm3 \n\t"
  488. "psubusb %%mm1, %%mm4 \n\t"
  489. "psubusb %%mm1, %%mm5 \n\t"
  490. "movd %%mm2, %0 \n\t"
  491. "movd %%mm3, %1 \n\t"
  492. "movd %%mm4, %2 \n\t"
  493. "movd %%mm5, %3 \n\t"
  494. :"+m"(*(uint32_t*)(dest+0*linesize)),
  495. "+m"(*(uint32_t*)(dest+1*linesize)),
  496. "+m"(*(uint32_t*)(dest+2*linesize)),
  497. "+m"(*(uint32_t*)(dest+3*linesize))
  498. );
  499. }
  500. static void vc1_inv_trans_4x8_dc_mmx2(uint8_t *dest, int linesize, DCTELEM *block)
  501. {
  502. int dc = block[0];
  503. dc = (17 * dc + 4) >> 3;
  504. dc = (12 * dc + 64) >> 7;
  505. __asm__ volatile(
  506. "movd %0, %%mm0 \n\t"
  507. "pshufw $0, %%mm0, %%mm0 \n\t"
  508. "pxor %%mm1, %%mm1 \n\t"
  509. "psubw %%mm0, %%mm1 \n\t"
  510. "packuswb %%mm0, %%mm0 \n\t"
  511. "packuswb %%mm1, %%mm1 \n\t"
  512. ::"r"(dc)
  513. );
  514. __asm__ volatile(
  515. "movd %0, %%mm2 \n\t"
  516. "movd %1, %%mm3 \n\t"
  517. "movd %2, %%mm4 \n\t"
  518. "movd %3, %%mm5 \n\t"
  519. "paddusb %%mm0, %%mm2 \n\t"
  520. "paddusb %%mm0, %%mm3 \n\t"
  521. "paddusb %%mm0, %%mm4 \n\t"
  522. "paddusb %%mm0, %%mm5 \n\t"
  523. "psubusb %%mm1, %%mm2 \n\t"
  524. "psubusb %%mm1, %%mm3 \n\t"
  525. "psubusb %%mm1, %%mm4 \n\t"
  526. "psubusb %%mm1, %%mm5 \n\t"
  527. "movd %%mm2, %0 \n\t"
  528. "movd %%mm3, %1 \n\t"
  529. "movd %%mm4, %2 \n\t"
  530. "movd %%mm5, %3 \n\t"
  531. :"+m"(*(uint32_t*)(dest+0*linesize)),
  532. "+m"(*(uint32_t*)(dest+1*linesize)),
  533. "+m"(*(uint32_t*)(dest+2*linesize)),
  534. "+m"(*(uint32_t*)(dest+3*linesize))
  535. );
  536. dest += 4*linesize;
  537. __asm__ volatile(
  538. "movd %0, %%mm2 \n\t"
  539. "movd %1, %%mm3 \n\t"
  540. "movd %2, %%mm4 \n\t"
  541. "movd %3, %%mm5 \n\t"
  542. "paddusb %%mm0, %%mm2 \n\t"
  543. "paddusb %%mm0, %%mm3 \n\t"
  544. "paddusb %%mm0, %%mm4 \n\t"
  545. "paddusb %%mm0, %%mm5 \n\t"
  546. "psubusb %%mm1, %%mm2 \n\t"
  547. "psubusb %%mm1, %%mm3 \n\t"
  548. "psubusb %%mm1, %%mm4 \n\t"
  549. "psubusb %%mm1, %%mm5 \n\t"
  550. "movd %%mm2, %0 \n\t"
  551. "movd %%mm3, %1 \n\t"
  552. "movd %%mm4, %2 \n\t"
  553. "movd %%mm5, %3 \n\t"
  554. :"+m"(*(uint32_t*)(dest+0*linesize)),
  555. "+m"(*(uint32_t*)(dest+1*linesize)),
  556. "+m"(*(uint32_t*)(dest+2*linesize)),
  557. "+m"(*(uint32_t*)(dest+3*linesize))
  558. );
  559. }
  560. static void vc1_inv_trans_8x4_dc_mmx2(uint8_t *dest, int linesize, DCTELEM *block)
  561. {
  562. int dc = block[0];
  563. dc = ( 3 * dc + 1) >> 1;
  564. dc = (17 * dc + 64) >> 7;
  565. __asm__ volatile(
  566. "movd %0, %%mm0 \n\t"
  567. "pshufw $0, %%mm0, %%mm0 \n\t"
  568. "pxor %%mm1, %%mm1 \n\t"
  569. "psubw %%mm0, %%mm1 \n\t"
  570. "packuswb %%mm0, %%mm0 \n\t"
  571. "packuswb %%mm1, %%mm1 \n\t"
  572. ::"r"(dc)
  573. );
  574. __asm__ volatile(
  575. "movq %0, %%mm2 \n\t"
  576. "movq %1, %%mm3 \n\t"
  577. "movq %2, %%mm4 \n\t"
  578. "movq %3, %%mm5 \n\t"
  579. "paddusb %%mm0, %%mm2 \n\t"
  580. "paddusb %%mm0, %%mm3 \n\t"
  581. "paddusb %%mm0, %%mm4 \n\t"
  582. "paddusb %%mm0, %%mm5 \n\t"
  583. "psubusb %%mm1, %%mm2 \n\t"
  584. "psubusb %%mm1, %%mm3 \n\t"
  585. "psubusb %%mm1, %%mm4 \n\t"
  586. "psubusb %%mm1, %%mm5 \n\t"
  587. "movq %%mm2, %0 \n\t"
  588. "movq %%mm3, %1 \n\t"
  589. "movq %%mm4, %2 \n\t"
  590. "movq %%mm5, %3 \n\t"
  591. :"+m"(*(uint32_t*)(dest+0*linesize)),
  592. "+m"(*(uint32_t*)(dest+1*linesize)),
  593. "+m"(*(uint32_t*)(dest+2*linesize)),
  594. "+m"(*(uint32_t*)(dest+3*linesize))
  595. );
  596. }
  597. static void vc1_inv_trans_8x8_dc_mmx2(uint8_t *dest, int linesize, DCTELEM *block)
  598. {
  599. int dc = block[0];
  600. dc = (3 * dc + 1) >> 1;
  601. dc = (3 * dc + 16) >> 5;
  602. __asm__ volatile(
  603. "movd %0, %%mm0 \n\t"
  604. "pshufw $0, %%mm0, %%mm0 \n\t"
  605. "pxor %%mm1, %%mm1 \n\t"
  606. "psubw %%mm0, %%mm1 \n\t"
  607. "packuswb %%mm0, %%mm0 \n\t"
  608. "packuswb %%mm1, %%mm1 \n\t"
  609. ::"r"(dc)
  610. );
  611. __asm__ volatile(
  612. "movq %0, %%mm2 \n\t"
  613. "movq %1, %%mm3 \n\t"
  614. "movq %2, %%mm4 \n\t"
  615. "movq %3, %%mm5 \n\t"
  616. "paddusb %%mm0, %%mm2 \n\t"
  617. "paddusb %%mm0, %%mm3 \n\t"
  618. "paddusb %%mm0, %%mm4 \n\t"
  619. "paddusb %%mm0, %%mm5 \n\t"
  620. "psubusb %%mm1, %%mm2 \n\t"
  621. "psubusb %%mm1, %%mm3 \n\t"
  622. "psubusb %%mm1, %%mm4 \n\t"
  623. "psubusb %%mm1, %%mm5 \n\t"
  624. "movq %%mm2, %0 \n\t"
  625. "movq %%mm3, %1 \n\t"
  626. "movq %%mm4, %2 \n\t"
  627. "movq %%mm5, %3 \n\t"
  628. :"+m"(*(uint32_t*)(dest+0*linesize)),
  629. "+m"(*(uint32_t*)(dest+1*linesize)),
  630. "+m"(*(uint32_t*)(dest+2*linesize)),
  631. "+m"(*(uint32_t*)(dest+3*linesize))
  632. );
  633. dest += 4*linesize;
  634. __asm__ volatile(
  635. "movq %0, %%mm2 \n\t"
  636. "movq %1, %%mm3 \n\t"
  637. "movq %2, %%mm4 \n\t"
  638. "movq %3, %%mm5 \n\t"
  639. "paddusb %%mm0, %%mm2 \n\t"
  640. "paddusb %%mm0, %%mm3 \n\t"
  641. "paddusb %%mm0, %%mm4 \n\t"
  642. "paddusb %%mm0, %%mm5 \n\t"
  643. "psubusb %%mm1, %%mm2 \n\t"
  644. "psubusb %%mm1, %%mm3 \n\t"
  645. "psubusb %%mm1, %%mm4 \n\t"
  646. "psubusb %%mm1, %%mm5 \n\t"
  647. "movq %%mm2, %0 \n\t"
  648. "movq %%mm3, %1 \n\t"
  649. "movq %%mm4, %2 \n\t"
  650. "movq %%mm5, %3 \n\t"
  651. :"+m"(*(uint32_t*)(dest+0*linesize)),
  652. "+m"(*(uint32_t*)(dest+1*linesize)),
  653. "+m"(*(uint32_t*)(dest+2*linesize)),
  654. "+m"(*(uint32_t*)(dest+3*linesize))
  655. );
  656. }
  657. av_cold void ff_vc1dsp_init_mmx(VC1DSPContext *dsp)
  658. {
  659. dsp->put_vc1_mspel_pixels_tab[ 0] = ff_put_vc1_mspel_mc00_mmx;
  660. dsp->put_vc1_mspel_pixels_tab[ 4] = put_vc1_mspel_mc01_mmx;
  661. dsp->put_vc1_mspel_pixels_tab[ 8] = put_vc1_mspel_mc02_mmx;
  662. dsp->put_vc1_mspel_pixels_tab[12] = put_vc1_mspel_mc03_mmx;
  663. dsp->put_vc1_mspel_pixels_tab[ 1] = put_vc1_mspel_mc10_mmx;
  664. dsp->put_vc1_mspel_pixels_tab[ 5] = put_vc1_mspel_mc11_mmx;
  665. dsp->put_vc1_mspel_pixels_tab[ 9] = put_vc1_mspel_mc12_mmx;
  666. dsp->put_vc1_mspel_pixels_tab[13] = put_vc1_mspel_mc13_mmx;
  667. dsp->put_vc1_mspel_pixels_tab[ 2] = put_vc1_mspel_mc20_mmx;
  668. dsp->put_vc1_mspel_pixels_tab[ 6] = put_vc1_mspel_mc21_mmx;
  669. dsp->put_vc1_mspel_pixels_tab[10] = put_vc1_mspel_mc22_mmx;
  670. dsp->put_vc1_mspel_pixels_tab[14] = put_vc1_mspel_mc23_mmx;
  671. dsp->put_vc1_mspel_pixels_tab[ 3] = put_vc1_mspel_mc30_mmx;
  672. dsp->put_vc1_mspel_pixels_tab[ 7] = put_vc1_mspel_mc31_mmx;
  673. dsp->put_vc1_mspel_pixels_tab[11] = put_vc1_mspel_mc32_mmx;
  674. dsp->put_vc1_mspel_pixels_tab[15] = put_vc1_mspel_mc33_mmx;
  675. }
  676. av_cold void ff_vc1dsp_init_mmxext(VC1DSPContext *dsp)
  677. {
  678. dsp->avg_vc1_mspel_pixels_tab[ 0] = ff_avg_vc1_mspel_mc00_mmx2;
  679. dsp->avg_vc1_mspel_pixels_tab[ 4] = avg_vc1_mspel_mc01_mmx2;
  680. dsp->avg_vc1_mspel_pixels_tab[ 8] = avg_vc1_mspel_mc02_mmx2;
  681. dsp->avg_vc1_mspel_pixels_tab[12] = avg_vc1_mspel_mc03_mmx2;
  682. dsp->avg_vc1_mspel_pixels_tab[ 1] = avg_vc1_mspel_mc10_mmx2;
  683. dsp->avg_vc1_mspel_pixels_tab[ 5] = avg_vc1_mspel_mc11_mmx2;
  684. dsp->avg_vc1_mspel_pixels_tab[ 9] = avg_vc1_mspel_mc12_mmx2;
  685. dsp->avg_vc1_mspel_pixels_tab[13] = avg_vc1_mspel_mc13_mmx2;
  686. dsp->avg_vc1_mspel_pixels_tab[ 2] = avg_vc1_mspel_mc20_mmx2;
  687. dsp->avg_vc1_mspel_pixels_tab[ 6] = avg_vc1_mspel_mc21_mmx2;
  688. dsp->avg_vc1_mspel_pixels_tab[10] = avg_vc1_mspel_mc22_mmx2;
  689. dsp->avg_vc1_mspel_pixels_tab[14] = avg_vc1_mspel_mc23_mmx2;
  690. dsp->avg_vc1_mspel_pixels_tab[ 3] = avg_vc1_mspel_mc30_mmx2;
  691. dsp->avg_vc1_mspel_pixels_tab[ 7] = avg_vc1_mspel_mc31_mmx2;
  692. dsp->avg_vc1_mspel_pixels_tab[11] = avg_vc1_mspel_mc32_mmx2;
  693. dsp->avg_vc1_mspel_pixels_tab[15] = avg_vc1_mspel_mc33_mmx2;
  694. dsp->vc1_inv_trans_8x8_dc = vc1_inv_trans_8x8_dc_mmx2;
  695. dsp->vc1_inv_trans_4x8_dc = vc1_inv_trans_4x8_dc_mmx2;
  696. dsp->vc1_inv_trans_8x4_dc = vc1_inv_trans_8x4_dc_mmx2;
  697. dsp->vc1_inv_trans_4x4_dc = vc1_inv_trans_4x4_dc_mmx2;
  698. }
  699. #endif /* HAVE_INLINE_ASM */