You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

1091 lines
28KB

  1. ;*****************************************************************************
  2. ;* MMX/SSE2/AVX-optimized H.264 deblocking code
  3. ;*****************************************************************************
  4. ;* Copyright (C) 2005-2011 x264 project
  5. ;*
  6. ;* Authors: Loren Merritt <lorenm@u.washington.edu>
  7. ;* Jason Garrett-Glaser <darkshikari@gmail.com>
  8. ;* Oskar Arvidsson <oskar@irock.se>
  9. ;*
  10. ;* This file is part of FFmpeg.
  11. ;*
  12. ;* FFmpeg is free software; you can redistribute it and/or
  13. ;* modify it under the terms of the GNU Lesser General Public
  14. ;* License as published by the Free Software Foundation; either
  15. ;* version 2.1 of the License, or (at your option) any later version.
  16. ;*
  17. ;* FFmpeg is distributed in the hope that it will be useful,
  18. ;* but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. ;* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  20. ;* Lesser General Public License for more details.
  21. ;*
  22. ;* You should have received a copy of the GNU Lesser General Public
  23. ;* License along with FFmpeg; if not, write to the Free Software
  24. ;* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
  25. ;******************************************************************************
  26. %include "libavutil/x86/x86util.asm"
  27. SECTION_RODATA
  28. pb_3_1: times 4 db 3, 1
  29. SECTION .text
  30. cextern pb_0
  31. cextern pb_1
  32. cextern pb_3
  33. cextern pb_A1
  34. ; expands to [base],...,[base+7*stride]
  35. %define PASS8ROWS(base, base3, stride, stride3) \
  36. [base], [base+stride], [base+stride*2], [base3], \
  37. [base3+stride], [base3+stride*2], [base3+stride3], [base3+stride*4]
  38. %define PASS8ROWS(base, base3, stride, stride3, offset) \
  39. PASS8ROWS(base+offset, base3+offset, stride, stride3)
  40. ; in: 8 rows of 4 bytes in %4..%11
  41. ; out: 4 rows of 8 bytes in m0..m3
  42. %macro TRANSPOSE4x8_LOAD 11
  43. movh m0, %4
  44. movh m2, %5
  45. movh m1, %6
  46. movh m3, %7
  47. punpckl%1 m0, m2
  48. punpckl%1 m1, m3
  49. mova m2, m0
  50. punpckl%2 m0, m1
  51. punpckh%2 m2, m1
  52. movh m4, %8
  53. movh m6, %9
  54. movh m5, %10
  55. movh m7, %11
  56. punpckl%1 m4, m6
  57. punpckl%1 m5, m7
  58. mova m6, m4
  59. punpckl%2 m4, m5
  60. punpckh%2 m6, m5
  61. punpckh%3 m1, m0, m4
  62. punpckh%3 m3, m2, m6
  63. punpckl%3 m0, m4
  64. punpckl%3 m2, m6
  65. %endmacro
  66. ; in: 4 rows of 8 bytes in m0..m3
  67. ; out: 8 rows of 4 bytes in %1..%8
  68. %macro TRANSPOSE8x4B_STORE 8
  69. punpckhdq m4, m0, m0
  70. punpckhdq m5, m1, m1
  71. punpckhdq m6, m2, m2
  72. punpcklbw m0, m1
  73. punpcklbw m2, m3
  74. punpcklwd m1, m0, m2
  75. punpckhwd m0, m2
  76. movh %1, m1
  77. punpckhdq m1, m1
  78. movh %2, m1
  79. movh %3, m0
  80. punpckhdq m0, m0
  81. movh %4, m0
  82. punpckhdq m3, m3
  83. punpcklbw m4, m5
  84. punpcklbw m6, m3
  85. punpcklwd m5, m4, m6
  86. punpckhwd m4, m6
  87. movh %5, m5
  88. punpckhdq m5, m5
  89. movh %6, m5
  90. movh %7, m4
  91. punpckhdq m4, m4
  92. movh %8, m4
  93. %endmacro
  94. %macro TRANSPOSE4x8B_LOAD 8
  95. TRANSPOSE4x8_LOAD bw, wd, dq, %1, %2, %3, %4, %5, %6, %7, %8
  96. %endmacro
  97. %macro SBUTTERFLY3 4
  98. punpckh%1 %4, %2, %3
  99. punpckl%1 %2, %3
  100. %endmacro
  101. ; in: 8 rows of 8 (only the middle 6 pels are used) in %1..%8
  102. ; out: 6 rows of 8 in [%9+0*16] .. [%9+5*16]
  103. %macro TRANSPOSE6x8_MEM 9
  104. RESET_MM_PERMUTATION
  105. movq m0, %1
  106. movq m1, %2
  107. movq m2, %3
  108. movq m3, %4
  109. movq m4, %5
  110. movq m5, %6
  111. movq m6, %7
  112. SBUTTERFLY bw, 0, 1, 7
  113. SBUTTERFLY bw, 2, 3, 7
  114. SBUTTERFLY bw, 4, 5, 7
  115. movq [%9+0x10], m3
  116. SBUTTERFLY3 bw, m6, %8, m7
  117. SBUTTERFLY wd, 0, 2, 3
  118. SBUTTERFLY wd, 4, 6, 3
  119. punpckhdq m0, m4
  120. movq [%9+0x00], m0
  121. SBUTTERFLY3 wd, m1, [%9+0x10], m3
  122. SBUTTERFLY wd, 5, 7, 0
  123. SBUTTERFLY dq, 1, 5, 0
  124. SBUTTERFLY dq, 2, 6, 0
  125. punpckldq m3, m7
  126. movq [%9+0x10], m2
  127. movq [%9+0x20], m6
  128. movq [%9+0x30], m1
  129. movq [%9+0x40], m5
  130. movq [%9+0x50], m3
  131. RESET_MM_PERMUTATION
  132. %endmacro
  133. ; in: 8 rows of 8 in %1..%8
  134. ; out: 8 rows of 8 in %9..%16
  135. %macro TRANSPOSE8x8_MEM 16
  136. RESET_MM_PERMUTATION
  137. movq m0, %1
  138. movq m1, %2
  139. movq m2, %3
  140. movq m3, %4
  141. movq m4, %5
  142. movq m5, %6
  143. movq m6, %7
  144. SBUTTERFLY bw, 0, 1, 7
  145. SBUTTERFLY bw, 2, 3, 7
  146. SBUTTERFLY bw, 4, 5, 7
  147. SBUTTERFLY3 bw, m6, %8, m7
  148. movq %9, m5
  149. SBUTTERFLY wd, 0, 2, 5
  150. SBUTTERFLY wd, 4, 6, 5
  151. SBUTTERFLY wd, 1, 3, 5
  152. movq %11, m6
  153. movq m6, %9
  154. SBUTTERFLY wd, 6, 7, 5
  155. SBUTTERFLY dq, 0, 4, 5
  156. SBUTTERFLY dq, 1, 6, 5
  157. movq %9, m0
  158. movq %10, m4
  159. movq %13, m1
  160. movq %14, m6
  161. SBUTTERFLY3 dq, m2, %11, m0
  162. SBUTTERFLY dq, 3, 7, 4
  163. movq %11, m2
  164. movq %12, m0
  165. movq %15, m3
  166. movq %16, m7
  167. RESET_MM_PERMUTATION
  168. %endmacro
  169. ; out: %4 = |%1-%2|>%3
  170. ; clobbers: %5
  171. %macro DIFF_GT 5
  172. %if avx_enabled == 0
  173. mova %5, %2
  174. mova %4, %1
  175. psubusb %5, %1
  176. psubusb %4, %2
  177. %else
  178. psubusb %5, %2, %1
  179. psubusb %4, %1, %2
  180. %endif
  181. por %4, %5
  182. psubusb %4, %3
  183. %endmacro
  184. ; out: %4 = |%1-%2|>%3
  185. ; clobbers: %5
  186. %macro DIFF_GT2 5
  187. %if ARCH_X86_64
  188. psubusb %5, %2, %1
  189. psubusb %4, %1, %2
  190. %else
  191. mova %5, %2
  192. mova %4, %1
  193. psubusb %5, %1
  194. psubusb %4, %2
  195. %endif
  196. psubusb %5, %3
  197. psubusb %4, %3
  198. pcmpeqb %4, %5
  199. %endmacro
  200. ; in: m0=p1 m1=p0 m2=q0 m3=q1 %1=alpha-1 %2=beta-1
  201. ; out: m5=beta-1, m7=mask, %3=alpha-1
  202. ; clobbers: m4,m6
  203. %macro LOAD_MASK 2-3
  204. movd m4, %1
  205. movd m5, %2
  206. SPLATW m4, m4
  207. SPLATW m5, m5
  208. packuswb m4, m4 ; 16x alpha-1
  209. packuswb m5, m5 ; 16x beta-1
  210. %if %0>2
  211. mova %3, m4
  212. %endif
  213. DIFF_GT m1, m2, m4, m7, m6 ; |p0-q0| > alpha-1
  214. DIFF_GT m0, m1, m5, m4, m6 ; |p1-p0| > beta-1
  215. por m7, m4
  216. DIFF_GT m3, m2, m5, m4, m6 ; |q1-q0| > beta-1
  217. por m7, m4
  218. pxor m6, m6
  219. pcmpeqb m7, m6
  220. %endmacro
  221. ; in: m0=p1 m1=p0 m2=q0 m3=q1 m7=(tc&mask)
  222. ; out: m1=p0' m2=q0'
  223. ; clobbers: m0,3-6
  224. %macro DEBLOCK_P0_Q0 0
  225. pcmpeqb m4, m4
  226. pxor m5, m1, m2 ; p0^q0
  227. pxor m3, m4
  228. pand m5, [pb_1] ; (p0^q0)&1
  229. pavgb m3, m0 ; (p1 - q1 + 256)>>1
  230. pxor m4, m1
  231. pavgb m3, [pb_3] ; (((p1 - q1 + 256)>>1)+4)>>1 = 64+2+(p1-q1)>>2
  232. pavgb m4, m2 ; (q0 - p0 + 256)>>1
  233. pavgb m3, m5
  234. mova m6, [pb_A1]
  235. paddusb m3, m4 ; d+128+33
  236. psubusb m6, m3
  237. psubusb m3, [pb_A1]
  238. pminub m6, m7
  239. pminub m3, m7
  240. psubusb m1, m6
  241. psubusb m2, m3
  242. paddusb m1, m3
  243. paddusb m2, m6
  244. %endmacro
  245. ; in: m1=p0 m2=q0
  246. ; %1=p1 %2=q2 %3=[q2] %4=[q1] %5=tc0 %6=tmp
  247. ; out: [q1] = clip( (q2+((p0+q0+1)>>1))>>1, q1-tc0, q1+tc0 )
  248. ; clobbers: q2, tmp, tc0
  249. %macro LUMA_Q1 6
  250. pavgb %6, m1, m2
  251. pavgb %2, %6 ; avg(p2,avg(p0,q0))
  252. pxor %6, %3
  253. pand %6, [pb_1] ; (p2^avg(p0,q0))&1
  254. psubusb %2, %6 ; (p2+((p0+q0+1)>>1))>>1
  255. psubusb %6, %1, %5
  256. paddusb %5, %1
  257. pmaxub %2, %6
  258. pminub %2, %5
  259. mova %4, %2
  260. %endmacro
  261. %if ARCH_X86_64
  262. ;-----------------------------------------------------------------------------
  263. ; void deblock_v_luma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  264. ;-----------------------------------------------------------------------------
  265. %macro DEBLOCK_LUMA 0
  266. cglobal deblock_v_luma_8, 5,5,10
  267. movd m8, [r4] ; tc0
  268. lea r4, [r1*3]
  269. dec r2d ; alpha-1
  270. neg r4
  271. dec r3d ; beta-1
  272. add r4, r0 ; pix-3*stride
  273. mova m0, [r4+r1] ; p1
  274. mova m1, [r4+2*r1] ; p0
  275. mova m2, [r0] ; q0
  276. mova m3, [r0+r1] ; q1
  277. LOAD_MASK r2d, r3d
  278. punpcklbw m8, m8
  279. punpcklbw m8, m8 ; tc = 4x tc0[3], 4x tc0[2], 4x tc0[1], 4x tc0[0]
  280. pcmpeqb m9, m9
  281. pcmpeqb m9, m8
  282. pandn m9, m7
  283. pand m8, m9
  284. movdqa m3, [r4] ; p2
  285. DIFF_GT2 m1, m3, m5, m6, m7 ; |p2-p0| > beta-1
  286. pand m6, m9
  287. psubb m7, m8, m6
  288. pand m6, m8
  289. LUMA_Q1 m0, m3, [r4], [r4+r1], m6, m4
  290. movdqa m4, [r0+2*r1] ; q2
  291. DIFF_GT2 m2, m4, m5, m6, m3 ; |q2-q0| > beta-1
  292. pand m6, m9
  293. pand m8, m6
  294. psubb m7, m6
  295. mova m3, [r0+r1]
  296. LUMA_Q1 m3, m4, [r0+2*r1], [r0+r1], m8, m6
  297. DEBLOCK_P0_Q0
  298. mova [r4+2*r1], m1
  299. mova [r0], m2
  300. RET
  301. ;-----------------------------------------------------------------------------
  302. ; void deblock_h_luma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  303. ;-----------------------------------------------------------------------------
  304. INIT_MMX cpuname
  305. cglobal deblock_h_luma_8, 5,9
  306. movsxd r7, r1d
  307. lea r8, [r7+r7*2]
  308. lea r6, [r0-4]
  309. lea r5, [r0-4+r8]
  310. %if WIN64
  311. sub rsp, 0x98
  312. %define pix_tmp rsp+0x30
  313. %else
  314. sub rsp, 0x68
  315. %define pix_tmp rsp
  316. %endif
  317. ; transpose 6x16 -> tmp space
  318. TRANSPOSE6x8_MEM PASS8ROWS(r6, r5, r7, r8), pix_tmp
  319. lea r6, [r6+r7*8]
  320. lea r5, [r5+r7*8]
  321. TRANSPOSE6x8_MEM PASS8ROWS(r6, r5, r7, r8), pix_tmp+8
  322. ; vertical filter
  323. ; alpha, beta, tc0 are still in r2d, r3d, r4
  324. ; don't backup r6, r5, r7, r8 because deblock_v_luma_sse2 doesn't use them
  325. lea r0, [pix_tmp+0x30]
  326. mov r1d, 0x10
  327. %if WIN64
  328. mov [rsp+0x20], r4
  329. %endif
  330. call deblock_v_luma_8
  331. ; transpose 16x4 -> original space (only the middle 4 rows were changed by the filter)
  332. add r6, 2
  333. add r5, 2
  334. movq m0, [pix_tmp+0x18]
  335. movq m1, [pix_tmp+0x28]
  336. movq m2, [pix_tmp+0x38]
  337. movq m3, [pix_tmp+0x48]
  338. TRANSPOSE8x4B_STORE PASS8ROWS(r6, r5, r7, r8)
  339. shl r7, 3
  340. sub r6, r7
  341. sub r5, r7
  342. shr r7, 3
  343. movq m0, [pix_tmp+0x10]
  344. movq m1, [pix_tmp+0x20]
  345. movq m2, [pix_tmp+0x30]
  346. movq m3, [pix_tmp+0x40]
  347. TRANSPOSE8x4B_STORE PASS8ROWS(r6, r5, r7, r8)
  348. %if WIN64
  349. add rsp, 0x98
  350. %else
  351. add rsp, 0x68
  352. %endif
  353. RET
  354. %endmacro
  355. INIT_XMM sse2
  356. DEBLOCK_LUMA
  357. %if HAVE_AVX_EXTERNAL
  358. INIT_XMM avx
  359. DEBLOCK_LUMA
  360. %endif
  361. %else
  362. %macro DEBLOCK_LUMA 2
  363. ;-----------------------------------------------------------------------------
  364. ; void deblock_v8_luma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  365. ;-----------------------------------------------------------------------------
  366. cglobal deblock_%1_luma_8, 5,5
  367. lea r4, [r1*3]
  368. dec r2 ; alpha-1
  369. neg r4
  370. dec r3 ; beta-1
  371. add r4, r0 ; pix-3*stride
  372. %assign pad 2*%2+12-(stack_offset&15)
  373. SUB esp, pad
  374. mova m0, [r4+r1] ; p1
  375. mova m1, [r4+2*r1] ; p0
  376. mova m2, [r0] ; q0
  377. mova m3, [r0+r1] ; q1
  378. LOAD_MASK r2, r3
  379. mov r3, r4mp
  380. pcmpeqb m3, m3
  381. movd m4, [r3] ; tc0
  382. punpcklbw m4, m4
  383. punpcklbw m4, m4 ; tc = 4x tc0[3], 4x tc0[2], 4x tc0[1], 4x tc0[0]
  384. mova [esp+%2], m4 ; tc
  385. pcmpgtb m4, m3
  386. mova m3, [r4] ; p2
  387. pand m4, m7
  388. mova [esp], m4 ; mask
  389. DIFF_GT2 m1, m3, m5, m6, m7 ; |p2-p0| > beta-1
  390. pand m6, m4
  391. pand m4, [esp+%2] ; tc
  392. psubb m7, m4, m6
  393. pand m6, m4
  394. LUMA_Q1 m0, m3, [r4], [r4+r1], m6, m4
  395. mova m4, [r0+2*r1] ; q2
  396. DIFF_GT2 m2, m4, m5, m6, m3 ; |q2-q0| > beta-1
  397. pand m6, [esp] ; mask
  398. mova m5, [esp+%2] ; tc
  399. psubb m7, m6
  400. pand m5, m6
  401. mova m3, [r0+r1]
  402. LUMA_Q1 m3, m4, [r0+2*r1], [r0+r1], m5, m6
  403. DEBLOCK_P0_Q0
  404. mova [r4+2*r1], m1
  405. mova [r0], m2
  406. ADD esp, pad
  407. RET
  408. ;-----------------------------------------------------------------------------
  409. ; void deblock_h_luma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  410. ;-----------------------------------------------------------------------------
  411. INIT_MMX cpuname
  412. cglobal deblock_h_luma_8, 0,5
  413. mov r0, r0mp
  414. mov r3, r1m
  415. lea r4, [r3*3]
  416. sub r0, 4
  417. lea r1, [r0+r4]
  418. %assign pad 0x78-(stack_offset&15)
  419. SUB esp, pad
  420. %define pix_tmp esp+12
  421. ; transpose 6x16 -> tmp space
  422. TRANSPOSE6x8_MEM PASS8ROWS(r0, r1, r3, r4), pix_tmp
  423. lea r0, [r0+r3*8]
  424. lea r1, [r1+r3*8]
  425. TRANSPOSE6x8_MEM PASS8ROWS(r0, r1, r3, r4), pix_tmp+8
  426. ; vertical filter
  427. lea r0, [pix_tmp+0x30]
  428. PUSH dword r4m
  429. PUSH dword r3m
  430. PUSH dword r2m
  431. PUSH dword 16
  432. PUSH dword r0
  433. call deblock_%1_luma_8
  434. %ifidn %1, v8
  435. add dword [esp ], 8 ; pix_tmp+0x38
  436. add dword [esp+16], 2 ; tc0+2
  437. call deblock_%1_luma_8
  438. %endif
  439. ADD esp, 20
  440. ; transpose 16x4 -> original space (only the middle 4 rows were changed by the filter)
  441. mov r0, r0mp
  442. sub r0, 2
  443. movq m0, [pix_tmp+0x10]
  444. movq m1, [pix_tmp+0x20]
  445. lea r1, [r0+r4]
  446. movq m2, [pix_tmp+0x30]
  447. movq m3, [pix_tmp+0x40]
  448. TRANSPOSE8x4B_STORE PASS8ROWS(r0, r1, r3, r4)
  449. lea r0, [r0+r3*8]
  450. lea r1, [r1+r3*8]
  451. movq m0, [pix_tmp+0x18]
  452. movq m1, [pix_tmp+0x28]
  453. movq m2, [pix_tmp+0x38]
  454. movq m3, [pix_tmp+0x48]
  455. TRANSPOSE8x4B_STORE PASS8ROWS(r0, r1, r3, r4)
  456. ADD esp, pad
  457. RET
  458. %endmacro ; DEBLOCK_LUMA
  459. INIT_MMX mmxext
  460. DEBLOCK_LUMA v8, 8
  461. INIT_XMM sse2
  462. DEBLOCK_LUMA v, 16
  463. %if HAVE_AVX_EXTERNAL
  464. INIT_XMM avx
  465. DEBLOCK_LUMA v, 16
  466. %endif
  467. %endif ; ARCH
  468. %macro LUMA_INTRA_P012 4 ; p0..p3 in memory
  469. %if ARCH_X86_64
  470. pavgb t0, p2, p1
  471. pavgb t1, p0, q0
  472. %else
  473. mova t0, p2
  474. mova t1, p0
  475. pavgb t0, p1
  476. pavgb t1, q0
  477. %endif
  478. pavgb t0, t1 ; ((p2+p1+1)/2 + (p0+q0+1)/2 + 1)/2
  479. mova t5, t1
  480. %if ARCH_X86_64
  481. paddb t2, p2, p1
  482. paddb t3, p0, q0
  483. %else
  484. mova t2, p2
  485. mova t3, p0
  486. paddb t2, p1
  487. paddb t3, q0
  488. %endif
  489. paddb t2, t3
  490. mova t3, t2
  491. mova t4, t2
  492. psrlw t2, 1
  493. pavgb t2, mpb_0
  494. pxor t2, t0
  495. pand t2, mpb_1
  496. psubb t0, t2 ; p1' = (p2+p1+p0+q0+2)/4;
  497. %if ARCH_X86_64
  498. pavgb t1, p2, q1
  499. psubb t2, p2, q1
  500. %else
  501. mova t1, p2
  502. mova t2, p2
  503. pavgb t1, q1
  504. psubb t2, q1
  505. %endif
  506. paddb t3, t3
  507. psubb t3, t2 ; p2+2*p1+2*p0+2*q0+q1
  508. pand t2, mpb_1
  509. psubb t1, t2
  510. pavgb t1, p1
  511. pavgb t1, t5 ; (((p2+q1)/2 + p1+1)/2 + (p0+q0+1)/2 + 1)/2
  512. psrlw t3, 2
  513. pavgb t3, mpb_0
  514. pxor t3, t1
  515. pand t3, mpb_1
  516. psubb t1, t3 ; p0'a = (p2+2*p1+2*p0+2*q0+q1+4)/8
  517. pxor t3, p0, q1
  518. pavgb t2, p0, q1
  519. pand t3, mpb_1
  520. psubb t2, t3
  521. pavgb t2, p1 ; p0'b = (2*p1+p0+q0+2)/4
  522. pxor t1, t2
  523. pxor t2, p0
  524. pand t1, mask1p
  525. pand t2, mask0
  526. pxor t1, t2
  527. pxor t1, p0
  528. mova %1, t1 ; store p0
  529. mova t1, %4 ; p3
  530. paddb t2, t1, p2
  531. pavgb t1, p2
  532. pavgb t1, t0 ; (p3+p2+1)/2 + (p2+p1+p0+q0+2)/4
  533. paddb t2, t2
  534. paddb t2, t4 ; 2*p3+3*p2+p1+p0+q0
  535. psrlw t2, 2
  536. pavgb t2, mpb_0
  537. pxor t2, t1
  538. pand t2, mpb_1
  539. psubb t1, t2 ; p2' = (2*p3+3*p2+p1+p0+q0+4)/8
  540. pxor t0, p1
  541. pxor t1, p2
  542. pand t0, mask1p
  543. pand t1, mask1p
  544. pxor t0, p1
  545. pxor t1, p2
  546. mova %2, t0 ; store p1
  547. mova %3, t1 ; store p2
  548. %endmacro
  549. %macro LUMA_INTRA_SWAP_PQ 0
  550. %define q1 m0
  551. %define q0 m1
  552. %define p0 m2
  553. %define p1 m3
  554. %define p2 q2
  555. %define mask1p mask1q
  556. %endmacro
  557. %macro DEBLOCK_LUMA_INTRA 1
  558. %define p1 m0
  559. %define p0 m1
  560. %define q0 m2
  561. %define q1 m3
  562. %define t0 m4
  563. %define t1 m5
  564. %define t2 m6
  565. %define t3 m7
  566. %if ARCH_X86_64
  567. %define p2 m8
  568. %define q2 m9
  569. %define t4 m10
  570. %define t5 m11
  571. %define mask0 m12
  572. %define mask1p m13
  573. %define mask1q [rsp-24]
  574. %define mpb_0 m14
  575. %define mpb_1 m15
  576. %else
  577. %define spill(x) [esp+16*x+((stack_offset+4)&15)]
  578. %define p2 [r4+r1]
  579. %define q2 [r0+2*r1]
  580. %define t4 spill(0)
  581. %define t5 spill(1)
  582. %define mask0 spill(2)
  583. %define mask1p spill(3)
  584. %define mask1q spill(4)
  585. %define mpb_0 [pb_0]
  586. %define mpb_1 [pb_1]
  587. %endif
  588. ;-----------------------------------------------------------------------------
  589. ; void deblock_v_luma_intra( uint8_t *pix, int stride, int alpha, int beta )
  590. ;-----------------------------------------------------------------------------
  591. cglobal deblock_%1_luma_intra_8, 4,6,16
  592. %if ARCH_X86_64 == 0
  593. sub esp, 0x60
  594. %endif
  595. lea r4, [r1*4]
  596. lea r5, [r1*3] ; 3*stride
  597. dec r2d ; alpha-1
  598. jl .end
  599. neg r4
  600. dec r3d ; beta-1
  601. jl .end
  602. add r4, r0 ; pix-4*stride
  603. mova p1, [r4+2*r1]
  604. mova p0, [r4+r5]
  605. mova q0, [r0]
  606. mova q1, [r0+r1]
  607. %if ARCH_X86_64
  608. pxor mpb_0, mpb_0
  609. mova mpb_1, [pb_1]
  610. LOAD_MASK r2d, r3d, t5 ; m5=beta-1, t5=alpha-1, m7=mask0
  611. SWAP 7, 12 ; m12=mask0
  612. pavgb t5, mpb_0
  613. pavgb t5, mpb_1 ; alpha/4+1
  614. movdqa p2, [r4+r1]
  615. movdqa q2, [r0+2*r1]
  616. DIFF_GT2 p0, q0, t5, t0, t3 ; t0 = |p0-q0| > alpha/4+1
  617. DIFF_GT2 p0, p2, m5, t2, t5 ; mask1 = |p2-p0| > beta-1
  618. DIFF_GT2 q0, q2, m5, t4, t5 ; t4 = |q2-q0| > beta-1
  619. pand t0, mask0
  620. pand t4, t0
  621. pand t2, t0
  622. mova mask1q, t4
  623. mova mask1p, t2
  624. %else
  625. LOAD_MASK r2d, r3d, t5 ; m5=beta-1, t5=alpha-1, m7=mask0
  626. mova m4, t5
  627. mova mask0, m7
  628. pavgb m4, [pb_0]
  629. pavgb m4, [pb_1] ; alpha/4+1
  630. DIFF_GT2 p0, q0, m4, m6, m7 ; m6 = |p0-q0| > alpha/4+1
  631. pand m6, mask0
  632. DIFF_GT2 p0, p2, m5, m4, m7 ; m4 = |p2-p0| > beta-1
  633. pand m4, m6
  634. mova mask1p, m4
  635. DIFF_GT2 q0, q2, m5, m4, m7 ; m4 = |q2-q0| > beta-1
  636. pand m4, m6
  637. mova mask1q, m4
  638. %endif
  639. LUMA_INTRA_P012 [r4+r5], [r4+2*r1], [r4+r1], [r4]
  640. LUMA_INTRA_SWAP_PQ
  641. LUMA_INTRA_P012 [r0], [r0+r1], [r0+2*r1], [r0+r5]
  642. .end:
  643. %if ARCH_X86_64 == 0
  644. add esp, 0x60
  645. %endif
  646. RET
  647. INIT_MMX cpuname
  648. %if ARCH_X86_64
  649. ;-----------------------------------------------------------------------------
  650. ; void deblock_h_luma_intra( uint8_t *pix, int stride, int alpha, int beta )
  651. ;-----------------------------------------------------------------------------
  652. cglobal deblock_h_luma_intra_8, 4,9
  653. movsxd r7, r1d
  654. lea r8, [r7*3]
  655. lea r6, [r0-4]
  656. lea r5, [r0-4+r8]
  657. sub rsp, 0x88
  658. %define pix_tmp rsp
  659. ; transpose 8x16 -> tmp space
  660. TRANSPOSE8x8_MEM PASS8ROWS(r6, r5, r7, r8), PASS8ROWS(pix_tmp, pix_tmp+0x30, 0x10, 0x30)
  661. lea r6, [r6+r7*8]
  662. lea r5, [r5+r7*8]
  663. TRANSPOSE8x8_MEM PASS8ROWS(r6, r5, r7, r8), PASS8ROWS(pix_tmp+8, pix_tmp+0x38, 0x10, 0x30)
  664. lea r0, [pix_tmp+0x40]
  665. mov r1, 0x10
  666. call deblock_v_luma_intra_8
  667. ; transpose 16x6 -> original space (but we can't write only 6 pixels, so really 16x8)
  668. lea r5, [r6+r8]
  669. TRANSPOSE8x8_MEM PASS8ROWS(pix_tmp+8, pix_tmp+0x38, 0x10, 0x30), PASS8ROWS(r6, r5, r7, r8)
  670. shl r7, 3
  671. sub r6, r7
  672. sub r5, r7
  673. shr r7, 3
  674. TRANSPOSE8x8_MEM PASS8ROWS(pix_tmp, pix_tmp+0x30, 0x10, 0x30), PASS8ROWS(r6, r5, r7, r8)
  675. add rsp, 0x88
  676. RET
  677. %else
  678. cglobal deblock_h_luma_intra_8, 2,4
  679. lea r3, [r1*3]
  680. sub r0, 4
  681. lea r2, [r0+r3]
  682. %assign pad 0x8c-(stack_offset&15)
  683. SUB rsp, pad
  684. %define pix_tmp rsp
  685. ; transpose 8x16 -> tmp space
  686. TRANSPOSE8x8_MEM PASS8ROWS(r0, r2, r1, r3), PASS8ROWS(pix_tmp, pix_tmp+0x30, 0x10, 0x30)
  687. lea r0, [r0+r1*8]
  688. lea r2, [r2+r1*8]
  689. TRANSPOSE8x8_MEM PASS8ROWS(r0, r2, r1, r3), PASS8ROWS(pix_tmp+8, pix_tmp+0x38, 0x10, 0x30)
  690. lea r0, [pix_tmp+0x40]
  691. PUSH dword r3m
  692. PUSH dword r2m
  693. PUSH dword 16
  694. PUSH r0
  695. call deblock_%1_luma_intra_8
  696. %ifidn %1, v8
  697. add dword [rsp], 8 ; pix_tmp+8
  698. call deblock_%1_luma_intra_8
  699. %endif
  700. ADD esp, 16
  701. mov r1, r1m
  702. mov r0, r0mp
  703. lea r3, [r1*3]
  704. sub r0, 4
  705. lea r2, [r0+r3]
  706. ; transpose 16x6 -> original space (but we can't write only 6 pixels, so really 16x8)
  707. TRANSPOSE8x8_MEM PASS8ROWS(pix_tmp, pix_tmp+0x30, 0x10, 0x30), PASS8ROWS(r0, r2, r1, r3)
  708. lea r0, [r0+r1*8]
  709. lea r2, [r2+r1*8]
  710. TRANSPOSE8x8_MEM PASS8ROWS(pix_tmp+8, pix_tmp+0x38, 0x10, 0x30), PASS8ROWS(r0, r2, r1, r3)
  711. ADD rsp, pad
  712. RET
  713. %endif ; ARCH_X86_64
  714. %endmacro ; DEBLOCK_LUMA_INTRA
  715. INIT_XMM sse2
  716. DEBLOCK_LUMA_INTRA v
  717. %if HAVE_AVX_EXTERNAL
  718. INIT_XMM avx
  719. DEBLOCK_LUMA_INTRA v
  720. %endif
  721. %if ARCH_X86_64 == 0
  722. INIT_MMX mmxext
  723. DEBLOCK_LUMA_INTRA v8
  724. %endif
  725. INIT_MMX mmxext
  726. %macro CHROMA_V_START 0
  727. dec r2d ; alpha-1
  728. dec r3d ; beta-1
  729. mov t5, r0
  730. sub t5, r1
  731. sub t5, r1
  732. %endmacro
  733. %macro CHROMA_H_START 0
  734. dec r2d
  735. dec r3d
  736. sub r0, 2
  737. lea t6, [r1*3]
  738. mov t5, r0
  739. add r0, t6
  740. %endmacro
  741. %define t5 r5
  742. %define t6 r6
  743. ;-----------------------------------------------------------------------------
  744. ; void ff_deblock_v_chroma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  745. ;-----------------------------------------------------------------------------
  746. cglobal deblock_v_chroma_8, 5,6
  747. CHROMA_V_START
  748. movq m0, [t5]
  749. movq m1, [t5+r1]
  750. movq m2, [r0]
  751. movq m3, [r0+r1]
  752. call ff_chroma_inter_body_mmxext
  753. movq [t5+r1], m1
  754. movq [r0], m2
  755. RET
  756. ;-----------------------------------------------------------------------------
  757. ; void ff_deblock_h_chroma( uint8_t *pix, int stride, int alpha, int beta, int8_t *tc0 )
  758. ;-----------------------------------------------------------------------------
  759. cglobal deblock_h_chroma_8, 5,7
  760. %if UNIX64
  761. %define buf0 [rsp-24]
  762. %define buf1 [rsp-16]
  763. %elif WIN64
  764. sub rsp, 16
  765. %define buf0 [rsp]
  766. %define buf1 [rsp+8]
  767. %else
  768. %define buf0 r0m
  769. %define buf1 r2m
  770. %endif
  771. CHROMA_H_START
  772. TRANSPOSE4x8_LOAD bw, wd, dq, PASS8ROWS(t5, r0, r1, t6)
  773. movq buf0, m0
  774. movq buf1, m3
  775. LOAD_MASK r2d, r3d
  776. movd m6, [r4] ; tc0
  777. punpcklbw m6, m6
  778. pand m7, m6
  779. DEBLOCK_P0_Q0
  780. movq m0, buf0
  781. movq m3, buf1
  782. TRANSPOSE8x4B_STORE PASS8ROWS(t5, r0, r1, t6)
  783. %if WIN64
  784. add rsp, 16
  785. %endif
  786. RET
  787. ALIGN 16
  788. ff_chroma_inter_body_mmxext:
  789. LOAD_MASK r2d, r3d
  790. movd m6, [r4] ; tc0
  791. punpcklbw m6, m6
  792. pand m7, m6
  793. DEBLOCK_P0_Q0
  794. ret
  795. ; in: %1=p0 %2=p1 %3=q1
  796. ; out: p0 = (p0 + q1 + 2*p1 + 2) >> 2
  797. %macro CHROMA_INTRA_P0 3
  798. movq m4, %1
  799. pxor m4, %3
  800. pand m4, [pb_1] ; m4 = (p0^q1)&1
  801. pavgb %1, %3
  802. psubusb %1, m4
  803. pavgb %1, %2 ; dst = avg(p1, avg(p0,q1) - ((p0^q1)&1))
  804. %endmacro
  805. %define t5 r4
  806. %define t6 r5
  807. ;-----------------------------------------------------------------------------
  808. ; void ff_deblock_v_chroma_intra( uint8_t *pix, int stride, int alpha, int beta )
  809. ;-----------------------------------------------------------------------------
  810. cglobal deblock_v_chroma_intra_8, 4,5
  811. CHROMA_V_START
  812. movq m0, [t5]
  813. movq m1, [t5+r1]
  814. movq m2, [r0]
  815. movq m3, [r0+r1]
  816. call ff_chroma_intra_body_mmxext
  817. movq [t5+r1], m1
  818. movq [r0], m2
  819. RET
  820. ;-----------------------------------------------------------------------------
  821. ; void ff_deblock_h_chroma_intra( uint8_t *pix, int stride, int alpha, int beta )
  822. ;-----------------------------------------------------------------------------
  823. cglobal deblock_h_chroma_intra_8, 4,6
  824. CHROMA_H_START
  825. TRANSPOSE4x8_LOAD bw, wd, dq, PASS8ROWS(t5, r0, r1, t6)
  826. call ff_chroma_intra_body_mmxext
  827. TRANSPOSE8x4B_STORE PASS8ROWS(t5, r0, r1, t6)
  828. RET
  829. ALIGN 16
  830. ff_chroma_intra_body_mmxext:
  831. LOAD_MASK r2d, r3d
  832. movq m5, m1
  833. movq m6, m2
  834. CHROMA_INTRA_P0 m1, m0, m3
  835. CHROMA_INTRA_P0 m2, m3, m0
  836. psubb m1, m5
  837. psubb m2, m6
  838. pand m1, m7
  839. pand m2, m7
  840. paddb m1, m5
  841. paddb m2, m6
  842. ret
  843. ;-----------------------------------------------------------------------------
  844. ; void h264_loop_filter_strength(int16_t bs[2][4][4], uint8_t nnz[40],
  845. ; int8_t ref[2][40], int16_t mv[2][40][2],
  846. ; int bidir, int edges, int step,
  847. ; int mask_mv0, int mask_mv1, int field);
  848. ;
  849. ; bidir is 0 or 1
  850. ; edges is 1 or 4
  851. ; step is 1 or 2
  852. ; mask_mv0 is 0 or 3
  853. ; mask_mv1 is 0 or 1
  854. ; field is 0 or 1
  855. ;-----------------------------------------------------------------------------
  856. %macro loop_filter_strength_iteration 7 ; edges, step, mask_mv,
  857. ; dir, d_idx, mask_dir, bidir
  858. %define edgesd %1
  859. %define stepd %2
  860. %define mask_mvd %3
  861. %define dir %4
  862. %define d_idx %5
  863. %define mask_dir %6
  864. %define bidir %7
  865. xor b_idxd, b_idxd ; for (b_idx = 0; b_idx < edges; b_idx += step)
  866. %%.b_idx_loop:
  867. %if mask_dir == 0
  868. pxor m0, m0
  869. %endif
  870. test b_idxd, dword mask_mvd
  871. jnz %%.skip_loop_iter ; if (!(b_idx & mask_mv))
  872. %if bidir == 1
  873. movd m2, [refq+b_idxq+d_idx+12] ; { ref0[bn] }
  874. punpckldq m2, [refq+b_idxq+d_idx+52] ; { ref0[bn], ref1[bn] }
  875. pshufw m0, [refq+b_idxq+12], 0x44 ; { ref0[b], ref0[b] }
  876. pshufw m1, [refq+b_idxq+52], 0x44 ; { ref1[b], ref1[b] }
  877. pshufw m3, m2, 0x4E ; { ref1[bn], ref0[bn] }
  878. psubb m0, m2 ; { ref0[b] != ref0[bn],
  879. ; ref0[b] != ref1[bn] }
  880. psubb m1, m3 ; { ref1[b] != ref1[bn],
  881. ; ref1[b] != ref0[bn] }
  882. por m0, m1
  883. mova m1, [mvq+b_idxq*4+(d_idx+12)*4]
  884. mova m2, [mvq+b_idxq*4+(d_idx+12)*4+mmsize]
  885. mova m3, m1
  886. mova m4, m2
  887. psubw m1, [mvq+b_idxq*4+12*4]
  888. psubw m2, [mvq+b_idxq*4+12*4+mmsize]
  889. psubw m3, [mvq+b_idxq*4+52*4]
  890. psubw m4, [mvq+b_idxq*4+52*4+mmsize]
  891. packsswb m1, m2
  892. packsswb m3, m4
  893. paddb m1, m6
  894. paddb m3, m6
  895. psubusb m1, m5 ; abs(mv[b] - mv[bn]) >= limit
  896. psubusb m3, m5
  897. packsswb m1, m3
  898. por m0, m1
  899. mova m1, [mvq+b_idxq*4+(d_idx+52)*4]
  900. mova m2, [mvq+b_idxq*4+(d_idx+52)*4+mmsize]
  901. mova m3, m1
  902. mova m4, m2
  903. psubw m1, [mvq+b_idxq*4+12*4]
  904. psubw m2, [mvq+b_idxq*4+12*4+mmsize]
  905. psubw m3, [mvq+b_idxq*4+52*4]
  906. psubw m4, [mvq+b_idxq*4+52*4+mmsize]
  907. packsswb m1, m2
  908. packsswb m3, m4
  909. paddb m1, m6
  910. paddb m3, m6
  911. psubusb m1, m5 ; abs(mv[b] - mv[bn]) >= limit
  912. psubusb m3, m5
  913. packsswb m1, m3
  914. pshufw m1, m1, 0x4E
  915. por m0, m1
  916. pshufw m1, m0, 0x4E
  917. pminub m0, m1
  918. %else ; bidir == 0
  919. movd m0, [refq+b_idxq+12]
  920. psubb m0, [refq+b_idxq+d_idx+12] ; ref[b] != ref[bn]
  921. mova m1, [mvq+b_idxq*4+12*4]
  922. mova m2, [mvq+b_idxq*4+12*4+mmsize]
  923. psubw m1, [mvq+b_idxq*4+(d_idx+12)*4]
  924. psubw m2, [mvq+b_idxq*4+(d_idx+12)*4+mmsize]
  925. packsswb m1, m2
  926. paddb m1, m6
  927. psubusb m1, m5 ; abs(mv[b] - mv[bn]) >= limit
  928. packsswb m1, m1
  929. por m0, m1
  930. %endif ; bidir == 1/0
  931. %%.skip_loop_iter:
  932. movd m1, [nnzq+b_idxq+12]
  933. por m1, [nnzq+b_idxq+d_idx+12] ; nnz[b] || nnz[bn]
  934. pminub m1, m7
  935. pminub m0, m7
  936. psllw m1, 1
  937. pxor m2, m2
  938. pmaxub m1, m0
  939. punpcklbw m1, m2
  940. movq [bsq+b_idxq+32*dir], m1
  941. add b_idxd, dword stepd
  942. cmp b_idxd, dword edgesd
  943. jl %%.b_idx_loop
  944. %endmacro
  945. INIT_MMX mmxext
  946. cglobal h264_loop_filter_strength, 9, 9, 0, bs, nnz, ref, mv, bidir, edges, \
  947. step, mask_mv0, mask_mv1, field
  948. %define b_idxq bidirq
  949. %define b_idxd bidird
  950. cmp dword fieldm, 0
  951. mova m7, [pb_1]
  952. mova m5, [pb_3]
  953. je .nofield
  954. mova m5, [pb_3_1]
  955. .nofield:
  956. mova m6, m5
  957. paddb m5, m5
  958. shl dword stepd, 3
  959. shl dword edgesd, 3
  960. %if ARCH_X86_32
  961. %define mask_mv0d mask_mv0m
  962. %define mask_mv1d mask_mv1m
  963. %endif
  964. shl dword mask_mv1d, 3
  965. shl dword mask_mv0d, 3
  966. cmp dword bidird, 0
  967. jne .bidir
  968. loop_filter_strength_iteration edgesd, stepd, mask_mv1d, 1, -8, 0, 0
  969. loop_filter_strength_iteration 32, 8, mask_mv0d, 0, -1, -1, 0
  970. mova m0, [bsq+mmsize*0]
  971. mova m1, [bsq+mmsize*1]
  972. mova m2, [bsq+mmsize*2]
  973. mova m3, [bsq+mmsize*3]
  974. TRANSPOSE4x4W 0, 1, 2, 3, 4
  975. mova [bsq+mmsize*0], m0
  976. mova [bsq+mmsize*1], m1
  977. mova [bsq+mmsize*2], m2
  978. mova [bsq+mmsize*3], m3
  979. RET
  980. .bidir:
  981. loop_filter_strength_iteration edgesd, stepd, mask_mv1d, 1, -8, 0, 1
  982. loop_filter_strength_iteration 32, 8, mask_mv0d, 0, -1, -1, 1
  983. mova m0, [bsq+mmsize*0]
  984. mova m1, [bsq+mmsize*1]
  985. mova m2, [bsq+mmsize*2]
  986. mova m3, [bsq+mmsize*3]
  987. TRANSPOSE4x4W 0, 1, 2, 3, 4
  988. mova [bsq+mmsize*0], m0
  989. mova [bsq+mmsize*1], m1
  990. mova [bsq+mmsize*2], m2
  991. mova [bsq+mmsize*3], m3
  992. RET